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Abstract
We report on DC and microwave electrical transport measurements in silicon-on-insulator CMOS
nano-transistors at low and room temperature. At low source-drain voltage, the DC current and
RF response show signs of conductance quantization. We attribute this to Coulomb blockade
resulting from barriers formed at the spacer-gate interfaces. We show that at high bias transport
occurs thermionically over the highest barrier: Transconductance traces obtained from microwave
scattering-parameter measurements at liquid helium and room temperature is accurately fitted by a
thermionic model. From the fits we deduce the ratio of gate capacitance and quantum capacitance,
as well as the electron temperature.
Recent CMOS technology allows for the
fabrication of silicon-on-insulator structures
of nano-metric size. Depending on fabrica-
tion strategy, charge transport in these de-
vices can be quasi-zero- or one-dimensional:
Field-effect devices based on narrow sili-
con channels with spacer regions surrounding
the gate can exhibit single-electron-transistor
∗Electronic address: ab2106@cam.ac.uk
(SET) characteristics [1–3], whereas gate-all-
arround nanowires formed in Si fins show
1D behavior, e.g. conductance quantiza-
tion due to subband formation [4–6]. Sili-
con nanowires on silicon-on-insulator (SOI)
substrates have recently been shown to be
promising candidates for future low-power
and radio frequency (RF) applications [6–9].
The linearity of the RF response is improved
due to the one-dimensional, ballistic charge
1
transport in such devices and the possibil-
ity to operate them in the so called quan-
tum capacitance limit, where the gate volt-
age controls mainly the bands or levels in the
transistor channel. Whether these require-
ments for RF linearity can also be met in
devices that predominantly exhibit SET-like
behaviour has not been studied extensively
yet.
This letter presents a study of the na-
ture of electron transport in narrow chan-
nel CMOS silicon field-effect devices at low
and high bias. They consist of a narrow Si
channel in silicon-on-insulator substrate with
a local top-gate and global back-gate. Spacer
elements separate the source and drain elec-
trodes from the top-gate, which in con-
junction with surface roughness and remote
charges in the gate stack induces two barri-
ers in the potential landscape [10]. We show
that at low temperature and low bias electron
transport is governed by Coulomb blockade
due to these barriers, observable directly e.g.
in the source-drain current as a function of
bias and top-gate voltage at mK tempera-
ture. From microwave scattering-parameter
measurements at low temperature we deter-
mine a different impact of the barriers de-
pending on source-drain voltage: At low bias
both barriers contribute, whereas at high
bias transport occurs quasi-thermionically
and only the highest of both barriers plays a
role. Using a thermionic transport model we
are able to reproduce the device’s transcon-
ductance and deduce the ratio of total capac-
itance and quantum capacitance as well as
the electron temperature. Further microwave
measurements show that the devices operate
in the hot electron regime at high bias up to
room temperature.
Devices were fabricated in fully depleted SOI
substrate at LETI facilities. First the ac-
tive regions were patterned by etching the
SOI layer above the 145 nm buried oxide
(BOX) forming undoped Si channels of thick-
ness t = 12 nm. After short oxidation of
the channel (0.8 nm) the gate stack is formed
(1.9 nm HfSiON, 5 nm TiN and 50 nm poly-
Si) and etched (see Fig.1(e)). Silicon ni-
tride spacers of length 11 nm were deposited
on both sides of the gate and the source-
drain contacts raised by epitaxial growth of
Si (18 nm). Both source and drain were then
highly doped by extension implantation and
activation annealing. Fig.1(a) and (b) show
a sketch and a TEM micrograph of a typical
device. Similar to [2], the devices have a non-
overlap profile due to the Si3N4 spacers. The
doping gradient under the spacers together
with surface roughness and remote charges
in the gate stack induce potential barriers as
sketched in Fig.1(c). In a last step the de-
vices were silicided (NiPtSi). All devices pre-
sented in this letter are embedded in a 50 Ω
2
device Lg (nm) W (nm) device Lg (nm) W (nm)
RFM2-1 44 10 RFM4-3a 64 30
RFM1-2 44 30 RFM4-3b 64 30
RFM1-4 64 10 RFM3-1 114 10
TABLE I: Device dimensions.
adapted coplanar wave guide for RF measure-
ments (see Fig.1(d)). Gate lengths Lg and
channel widths W of devices present in this
letter are shown in Table I.
DC and RF probe station measurements
were carried out at room temperature and
liquid helium temperature in a Janis variable
temperature probe station. The RF response
was probed with a vector network analyzer at
frequencies f ≤ 20GHz: After a short-open-
load-through calibration, we obtained the
scattering parameters Sij(ω) , i, j = 1, 2 for
each pair of gate voltages and converted them
to admittance parameters Yi,j(ω) [11]. The
conversion is favourable since parasitic, par-
allel elements can then simply be subtracted
[12]. We use the device’s off-state as dummy
signal and obtain the de-embedded admit-
tance YDUT (ω, Vbg, Vtg) = Yexp.(ω, Vbg, Vtg) −
Yoff(ω, Vbg, Vtg ≪ Vth), where Vth is the
threshold voltage, Vtg the top-gate and Vbg
the back-gate voltage. Note that in the fol-
lowing the subscript DUT is omitted and Yij
refers to the de-embedded admittance signal.
DC traces are recorded simultaneously with
the RF measurements.
In Fig.2 we present first of all the DC current
Ids of device RFM1-2 (W = 30 nm, Lg =
44 nm) at T0 = 300 K as a function of top-
gate voltage for various back-gate voltages.
The device shows a good transistor behav-
ior with off-state current in the pA region for
Vds = 0.5 V and a subtreshold slope S ≃ 64 -
69 mV/dec (see Fig.2), close to the theoret-
ical limit of kBT ln(10)/q ≃ 60 mV/dec for
thermally activated transport at T = 300 K
[13]. Here, kB is the Boltzmann constant and
q the electron charge. As previously reported
by [2], the threshold voltage Vtg shifts with
back-gate voltage. We turn now to char-
acterizing the nature of charge transport in
our devices. As described in the introduc-
tion of this letter, charge transport through
a narrow silicon channel can in general occur
via one-dimensional channels [6] or through
the levels of a single-electron-transistor-like
structure [2]. In order to discriminate be-
tween the two mechanisms, we have carried
out DC measurements in a dilution fridge
setup at T0 = 30 mK and RF probe sta-
tion measurements at T0 = 5 K. Fig.3(a)
is a colorscale plot of the current Ids in sam-
ple RFM1-4 just below the turn-on voltage
of the transistor at T0 = 30 mK. Clear
Coulomb diamonds are visible, indicating the
presence of two barriers and subsequent con-
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ductance quantization as depicted in Fig.1(c)
and the inset to Fig.3(a). Fig.3(b) shows
the transconductance gm of devices RFM4-
3, RFM3-1 and RFM2-1 at low bias and
T0 = 5 K and 30 mK, respectively. The
DC transconductance is calculated from the
DC current as gDCm = ∂Ids/∂Vtg . At RF it
can directly be read from the forward ad-
mittance as gRFm = ℜ(Y21). Similar to the
device of Fig.3(a), RFM4-3a and RFM4-3b
show Coulomb blockade at low Vds with a
charging energy of about 15 meV (not shown
here). The DC transconductance reflects
this, as can be seen from the oscillations of
gm at Vds = 25 mV in Fig.3(b). In addition,
the DC transconductance remains flat below
threshold. Above threshold we observe two
gDCm peaks and a steady decline thereafter.
The RF counterparts of RFM3-1 and RFM2-
1 were obtained at T0 = 5 K and Vds = 5 mV
and 10 mV, respectively. Consequently these
traces exhibit several peaks below threshold
as function of Vtg with a gate spacing of
∆Vtg ≃ 15 - 22 mV for RFM2-1 (purple).
For the device of longest gate length, RFM3-
1 (green), peaks below threshold are less pro-
nounced, but prevail beyond threshold, sim-
ilar to gDCm of devices RFM4-3a and b. We
attribute the additional small variations, e.g.
at Vtg ≃ 0.6 V, to increased disorder in the
device. Overall, we infer that low bias trans-
port is governed by barriers formed at the
spacer-gate interfaces. Their effect manifests
in both DC and RF measurements.
The picture changes when the source-drain
bias is raised to higher values: Fig.4(a) shows
the transconductance extracted from low
temperature RF scattering-parameter mea-
surements in device RFM2-1. Contrary to
the low bias case of Fig.3(b), gm now shows
only one broad peak as function of Vtg. Ow-
ing to the high Vds, i.e. large potential drop
between source and drain, transport is now
dominated by only one barrier and we can fit
data by a simple 1D nanotransistor model,
as outlined in [14]. Here, the transistor is
described as a 1D channel with one classi-
cal barrier between the leads. A correspond-
ing potential landscape is shown as inset of
Fig.4(a). The model takes into account a
potential as highlighted in red. Only elec-
trons with energies high enough to clear the
barrier contribute to the charge transport in
this model. Transport over the barrier is
thus thermionic and one can derive the cor-
responding transconductance [14]
gm = αβ ·
2e2
h
[fs(Φ)− fd(Φ)], (1)
where β = Cg/Cq. Cg = (C
−1
ox + C
−1
q )
−1 and
Cq are the total gate and the quantum capac-
itance [15], respectively; α is an additional
factor accounting for residual diffusive charge
transport over the barrier. The contacts are
modelled by the Fermi distributions fs(ǫ, Te)
4
and fd(ǫ, Te) = fs(ǫ + eVds, Te), where Te is
the electron temperature. All three param-
eters, α, β and Te, depend on source-drain
voltage and back-gate bias. Assuming that
the barrier height is controlled by Vtg, i.e.
Φ(Vtg) = const. − qVtgβ, as well as ǫ ≪ Φ
[14] and using α, β, Te as fitting parameters,
we obtain the dashed lines shown in Fig.4(a)
and (b). The good agreement between data
and fit - performed for each Vbg - shows that
transport is dominated by only the highest
barrier in the high bias regime and can be re-
garded as quasi one-dimensional. At low tem-
perature the transconductance peak is more
pronounced than at room temperature and
we find from the fits that the device works in
the hot electron regime: The electron tem-
perature Te, shown in Fig.4(c) as function of
Vbg, is much higher than the substrate tem-
perature T0 = 5 K. Fig4(c) also presents
the extracted ratio β of total gate to quan-
tum capacitance. On average β ≃ 0.6, i.e.
Cq ≃ Cox/2. The device hence operates in
between the classical, charge controlled limit
(β → 0) and the quantum capacitance limit
(β → 1) [9]. Similar to the RF transconduc-
tance, one can obtain the total gate capaci-
tance from RF Y-parameter measurements as
Y11(ω)) = jω(Cgs +Cgd). We find Ctot ≃ 600
- 50 aF for Vbg = 0 - 80 V. Residual diffusive
transport remains moderate with an aver-
age ”ballisticity” factor α ≈ 0.77 (not shown
here). At room temperature, we obtain a
noisier RF response and thus larger uncer-
tainty in the fitting procedure. Data can still
be modelled by Eq.1, i.e. transport is still
thermionic. On average, the electron temper-
ature remains at a similar level as in the low
temperature measurements (see Fig.4(d)), as
does the capacitance ratio β. Residual dif-
fusive transport however increases at room
temperature and we now obtain on average
α ≈ 0.6 (not shown here).
In conclusion, we have studied the nature
of charge transport at low and high bias in
narrow channel SOI field-effect devices. We
show that at low bias transport is governed
by barriers emerging in the undoped region
under the spacer elements, whereas at high
bias transport occurs quasi-one-dimensional
over the highest barrier. In the latter case
the device’s behaviour can be described with
a thermionic transport theory and we ac-
curately model the device transconductance.
The devices operate in the thermionic trans-
port regime from liquid helium to room tem-
perature.
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FIG. 1: (Color online) Device design and poten-
tial profile. (a) Sketch of device cross-section.
From bottom to top: Undoped Si handle wafer
(green), 145 nm buried oxide (blue), undoped
Si channel of thickness 11 nm (green, width
W = 10 - 60 nm) and thin dielectric stack (cyan,
0.8 nm SiO2, 2.3 nm HfSiON) separating top-
gate from channel (red, gate lengths L = 44 nm,
64 nm and 114 nm). Highly doped source and
drain separated from gate by SiN spacers (grey).
(b) Transmission electron micrograph of device
cross-section as described in (a). (c) Sketch of
energy profile along the channel. Potential bar-
riers form at spacer-gate interface. (d) High
frequency chip design: Devices are embedded
in 50 Ω adapted coplanar wave-guide with sur-
rounding ground plane. (e) Scanning electron
micrograph of highlighted region in (d) during
fabrication.
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FIG. 2: (Color online) Device RFM1-2 at T0 =
300 K. Main panel: Source-drain current Ids as
function of top-gate voltage Vtg at high source-
drain bias for back-gate voltages Vbg = −40 V -
40 V. Inset: log10(Ids) as function of Vtg at Vbg =
±40 V. The subthreshold swing S is calculated
from the inverse of d(log10Ids)/dVtg .
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FIG. 3: (Color online) (a) Source-drain cur-
rent Ids as function of Vds and Vtg in device
RFM1-4 (W = 10 nm, Lg = 64 nm) at T0 =
30 mK and Vbg = 0 V. Coulomb diamonds
are clearly visible in the Vtg range just below
turn-on. Inset: Sketch of the potential landscape
due to the barriers at the spacer-gate interfaces
at low bias. (b) main panel: DC transconduc-
tance gDCm (Vtg) = ∂Ids/∂Vtg in devices RFM4-
3a (blue) and RFM4-3b (red) at T0 = 30 mK
and Vds = 25 mV. Inset: RF transconductance
gRFm = ℜ(Y21) of devices RFM3-1 (green) and
RFM2-1 (purple) at T0 = 5 K and Vds = 5 mV
(RFM3-1) and 10 mV (RFM2-1), respectively.
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FIG. 4: (Color online) Device RFM2-1 (a) RF
transconductance at low temperature and high
bias. Symbols show the measured values at three
different back-gate voltages. Dashed lines are
fits to the data following the thermionic model
of Eq.1. The high bias potential landscape is
sketched as inset. (b) RF transconductance at
room temperature and high bias. As in the
T = 5 K case data can be accurately fitted by
the thermionic model. (c) and (d) Electron tem-
perature Te and capacitance ratio β at T0 = 5 K
and 300 K obtained from the thermionic fits in
(a) and (b).
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